Explore the concepts of logical effort and parasitic delay in NAND and NOR gates through this 33-minute lecture. Derive the expressions for these crucial parameters, gaining a deeper understanding of their impact on digital circuit design and performance optimization.
Logical Effort and Parasitic Delay in NAND and NOR Gates - Lecture 4.7
Overview
Syllabus
4.7 - Logical effort and Parasitic delay
Taught by
NPTEL-NOC IITM
Related Courses
-
Logical Effort and Parasitic Delay for Different Gates - Lecture 5.1
-
Characterizing Delay of NOR Gate - Lecture 4.5
-
Skewed Gates and Best P/N Ratio - Lecture 6.5
-
VLSI Chip Design and Simulation with Electric VLSI EDA Tool
-
Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4
-
Introduction to Delay in CMOS - Lecture 3.5
