Learn how to extract capacitances for estimating propagation delay in a 3-NAND gate through this informative lecture. Explore the process of calculating both falling and rising delays, and discover techniques for sizing transistors to match the rising and falling resistances of a 2:1 (unit) inverter. Gain valuable insights into delay estimation and transistor sizing for optimal circuit performance.
Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4
Overview
Syllabus
4.4 - Extracting capacitances of 3-Nand gate for delay estimation
Taught by
NPTEL-NOC IITM
Related Courses
-
Introduction to Delay in CMOS - Lecture 3.5
-
Characterizing Delay of NOR Gate - Lecture 4.5
-
RC Approximated Delay for CMOS Inverter Circuits - Lecture 3.7
-
Delay of Fanout-4 Inverter in Digital Circuit Design - Lecture 4.3
-
Optimizing Gate Size for Single-Path Digital Design - Lecture 5.4
-
Logical Effort and Parasitic Delay in NAND and NOR Gates - Lecture 4.7
