Explore the intricacies of designing a RISC-V CPU in this comprehensive 40-minute lecture from the 37C3 conference. Delve into various aspects of CPU architecture, including out-of-order execution, multi-core processing, memory coherency, and security measures. Learn how to run Linux and Debian on an FPGA using the recently developed NaxRiscv core, a free and open-source RISC-V softcore. Gain insights into hardware description languages, CPU design principles, information leak prevention (Spectre), memory coherency challenges, Linux and Debian system requirements, and debugging and simulation techniques. Presented by Dolu1990, this talk provides a thorough overview of the technical aspects involved in open CPU and SoC design, from hardware fundamentals to operating system implementation.
Overview
Syllabus
37C3 - Open CPU / SoC design, all the way up to Debian
Taught by
media.ccc.de
Related Courses
-
Linux on RISC-V with Open Hardware
-
Building Linux-Capable SoCs with Intel Pathfinder for RISC-V and OpenHW CORE-V CVA6
-
Introduction to FPGA - RISC-V Softcore Processor
-
RISC-V and Open Source Hardware - Birds of a Feather Discussion
-
Open-ISA RISC-V CPU 기반 DSA 개요 및 활용 예시 소개
-
Building Open Hardware with Open Software
