Explore the innovative RISC-V microprocessor architecture in this hour-long conference talk from NDC TechTown 2021. Delve into the unique instruction extension mechanism and clever design choices that set RISC-V apart from x86 and ARM processors. Gain insights into modern CPU functionality, including compressed instruction sets, macro-fusion, and micro-operations. Discover why RISC-V is becoming the preferred choice for startups in machine learning, high-performance computing, and embedded systems. Understand the potential impact of RISC-V on the future of the industry and its implications for software developers.
Overview
Syllabus
The Genius of the RISC-V Microprocessor - Erik Engheim - NDC TechTown 2021
Taught by
NDC Conferences
Related Courses
-
The Genius of RISC-V Microprocessors
-
Initializing RISC-V - A Guided Tour for ARM Developers
-
Road to Testing Applications on RISC-V with QEMU and Fedora
-
RISC-V and Open Source Hardware - Birds of a Feather Discussion
-
The Future of Linux on RISC-V
-
Stanford Seminar - Instruction Sets Should Be Free- The Case for RISC-V
