Learn about the architecture and data flows of OCP Flashless Boot in this 11-minute presentation from NVIDIA and Microsoft experts. Explore the system boot processes and protocols required for flashless booting of CPUs and PCIe devices, building upon concepts introduced at previous OCP summits. Discover the roadmap for adoption while gaining insights from Principal Engineer Varun Sampath, Microsoft presenter Bharat Pillili, and Security Architect Ahmad Atamli as they delve into this advancement in computing architecture.
Secure System Boot Architecture and Protocols for OCP Flashless Boot
Open Compute Project via YouTube
Overview
Syllabus
OCP Flashless Boot Update
Taught by
Open Compute Project
Related Courses
-
Device Security in the OCP Supply Chain - Overview of How OCP SAFE Addresses Device Firmware Challenges
-
Design and Implementation of a Security Architecture for Critical Infrastructure Industrial Control Systems
-
Deep Dive on OCP LOCK: Key Management Security for Storage Devices
-
From Boot to Root: Identifying and Mitigating Security Issues in Bootloaders
-
Secure System Design on ARM Using PA-RoT
-
Achilles Heel in Secure Boot: Breaking RSA Authentication and Bitstream Recovery from Zynq-7000 SoC
