Explore a comprehensive session on Masking (Faults) presented at CHES 2024, chaired by Siemen Dhooghe. Delve into cutting-edge research and discussions on fault-resistant masking techniques in cryptographic hardware and embedded systems. Gain insights from expert presentations and learn about the latest advancements in protecting cryptographic implementations against side-channel and fault attacks. Access additional resources, including research papers and presentation slides, to further enhance your understanding of this critical topic in cryptographic engineering.
Masking Faults in Cryptographic Hardware - CHES 2024 Session
Overview
Syllabus
Masking (Faults) (CHES 2024)
Taught by
TheIACR
Related Courses
-
Faults in Symmetric Cryptography - CHES 2024 Session
-
Fault Attacks on Post-Quantum Cryptography - CHES 2024
-
Glitches in Cryptographic Hardware - CHES 2024 Session
-
Masking Techniques in Cryptographic Hardware - Session I
-
Masking in RISC-V Architecture - CHES 2024
-
Masking Techniques in Cryptography - Part II
