Learn about deploying Compute Express Link (CXL) memory solutions in hyperscale environments through this technical presentation from industry experts at Astera Labs and Meta. Explore the essential components needed for implementing CXL memory as tiered memory to reduce server TCO, including controllers, boards, firmware, fleet management, RAS, and security elements. Discover how tiering software enables seamless production application operation and understand the comprehensive interoperability validation process required for various CPUs and DDR memory offerings. Gain insights into how these components are implemented and hardened for large-scale deployment readiness in production environments.
Launching CXL Memory in Hyperscale Deployments with a Holistic CXL Ecosystem
Open Compute Project via YouTube
Overview
Syllabus
Launching CXL Memory in Hyperscale Deployments with a Holistic CXL Ecosystem
Taught by
Open Compute Project
Related Courses
-
Software Defined Memory with CXL and Tiered Memory for Hyperscale Use Cases
-
Engineering CXL Memory Expander Device for Production - Challenges and Solutions
-
Real World Implementation of the OCP Hyperscale CXL TME Specification
-
Unleashing the Full Potential of CXL Memory Technology in Data Centers
-
Break Through the Memory Wall with CXL
-
Cloud-Scale Deployment with CXL Memory - Addressing Performance and Capacity Challenges
