Launching CXL Memory in Hyperscale Deployments with a Holistic CXL Ecosystem

Learn about deploying Compute Express Link (CXL) memory solutions in hyperscale environments through this technical presentation from industry experts at Astera Labs and Meta. Explore the essential components needed for implementing CXL memory as tiered memory to reduce server TCO, including controllers, boards, firmware, fleet management, RAS, and security elements. Discover how tiering software enables seamless production application operation and understand the comprehensive interoperability validation process required for various CPUs and DDR memory offerings. Gain insights into how these components are implemented and hardened for large-scale deployment readiness in production environments.