RISC-V: The Inevitable Open Standard Architecture for Processors

Overview

Explore the rapid growth and inevitability of RISC-V as the open standard architecture driving innovation in processor design and upstream advantages across industries. Discover how this 17-minute keynote presentation delves into the accelerating momentum and opportunities for software development, ranging from embedded systems to enterprise applications. Gain insights into the strategic focus and investments of thousands of engineers, organizations, and governments in this revolutionary technology. Learn why RISC-V is positioned at the crucial intersection of open software and hardware, and understand its potential impact on the future of computing.

Syllabus

Keynote: RISC-V is Inevitable at the Intersect of Open Software and Hardware - Calista Redmond

Taught by

Linux Foundation

Reviews

Start your review of RISC-V: The Inevitable Open Standard Architecture for Processors

Taught by

Tags

Introduction to RISC-V

Computer Architecture with an Industrial RISC-V Core [RVfpga]

Building Applications with RISC-V and FreeRTOS

Building a RISC-V CPU Core

RISC-V Toolchain and Compiler Optimization Techniques

RISC-V: Reshaping the Future of Compute

Never Stop Learning.