Learn how CXL 2.0 switch technology enables composable and scalable memory systems for AI inference workloads in this technical presentation from Xconn Technologies and H3 Platform executives. Explore the architecture, configuration, and components of a real composable memory system designed to address the substantial memory demands of Large Language Models (LLM). Discover the working mechanisms behind CXL 2.0-based systems becoming available in 2024, examine their performance characteristics, and understand how these systems enhance AI inference performance through practical demonstrations and architectural insights.
Enabling Composable Scalable Memory for AI Inference with CXL Switch
Open Compute Project via YouTube
Overview
Syllabus
Enabling Composable Scalable Memory for AI Inference with CXL Switch
Taught by
Open Compute Project
Related Courses
-
CXL 2.0 Switch Enabling Composable Memory Architecture in AI and HPC Computing
-
CXL 2.0 Switch Technology - Enabling Next-Era Big Memory Computing
-
Optimizing AI Inferencing with CXL Memory - Memory Tiering Strategies for Enhanced Performance
-
256-Lane CXL Switch: Architecture and Performance Testing Results
-
CXL Technology for AI and ML Workloads - Memory Expansion and Performance Optimization
-
CXL 3.0 - Expanded Capabilities for Memory Pooling and Resource Optimization
