Watch a technical presentation from Tech Field Day where Dr. Jianping Jiang explores the groundbreaking CXL 2.0 switch IC technology, featuring an impressive 256 lanes and 2,048GB/s switching capacity. Dive into the technical specifications and capabilities of this innovative switch, which delivers industry-leading low latency and power efficiency while enabling scalable memory pooling, expansion, and sharing solutions. Learn about the fundamentals of CXL switches, examine Xconn Technologies' silicon implementation and reference design boards, and understand how this technology revolutionizes memory architecture for next-generation computing systems. Recorded during Tech Field Day 27 in Silicon Valley, this 23-minute talk provides valuable insights into the future of big memory computing and its enabling technologies.
CXL 2.0 Switch Technology - Enabling Next-Era Big Memory Computing
Overview
Syllabus
Intro
What is a CXL switch anyway?
Xconn Technologies' CXL 2.0 switch
Xconn silicon and reference design boards
Scalable memory expansion enabled by CXL switch
Scalable memory pooling enabled by CXL switch
Taught by
Tech Field Day
Related Courses
-
Introduction to CXL Technology and Memory Management Use Cases
-
Enabling Composable Scalable Memory for AI Inference with CXL Switch
-
CXL 2.0 Switch Enabling Composable Memory Architecture in AI and HPC Computing
-
Server Fabrics and the Evolution to CXL 3.0 - Memory and Resource Management in Heterogeneous Computing
-
CXL 3.0 - Expanded Capabilities for Memory Pooling and Resource Optimization
-
256-Lane CXL Switch: Architecture and Performance Testing Results
