Class Central is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

YouTube

Co-design Hardware and Algorithm for Vector Search

Scalable Parallel Computing Lab, SPCL @ ETH Zurich via YouTube

Overview

Explore a groundbreaking approach to vector search acceleration in this 25-minute conference talk from SC'23 in Denver, CO. Delve into the innovative FANNS framework, an end-to-end scalable vector search solution for FPGAs, presented by Wenqi Jiang from the Scalable Parallel Computing Lab at ETH Zurich. Discover how FANNS automatically co-designs hardware and algorithms to meet user-defined recall requirements and hardware resource budgets, generating custom accelerators. Understand the framework's scale-out capabilities through its integrated hardware TCP/IP stack. Learn about the impressive performance gains achieved by FANNS, offering up to 23.0x speedup compared to state-of-the-art CPU implementations. Gain insights into the future of large-scale information retrieval and machine learning systems in the post-Moore's Law era, where accelerated hardware plays a crucial role in meeting increasing performance demands for vector search systems.

Syllabus

Co-design Hardware and Algorithm for Vector Search

Taught by

Scalable Parallel Computing Lab, SPCL @ ETH Zurich

Reviews

Start your review of Co-design Hardware and Algorithm for Vector Search

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.