Explore asymmetric gate analysis using both long-channel and short-channel current models in this comprehensive lecture. Revisit the long-channel current model approach before delving into the short-channel current model for a more advanced understanding. Learn how to evaluate logical efforts for 2-NAND asymmetric gates using both models, gaining valuable insights into their differences and applications in circuit design.
Asymmetric Gates Analysis Using Short-Channel Current Model - Lecture 6.3
Overview
Syllabus
6.3 - Assymetric Gates analysis using short-channel current model
Taught by
NPTEL-NOC IITM
Related Courses
-
VLSI Chip Design and Simulation with Electric VLSI EDA Tool
-
Short Channel Current Model Analysis for MOS Transistors
-
Channel Length Modulation Effect in Current Models - Lecture 2.1
-
Logical Effort and Parasitic Delay for Different Gates - Lecture 5.1
-
Short Channel Current Model for MOS Transistors - Lecture 1.7
-
Logical Effort and Parasitic Delay in NAND and NOR Gates - Lecture 4.7
