Watch a technical conference talk from the tinyML Summit 2023 exploring STMicroelectronics' development of an experimental low-power Neural Processing Unit (NPU) that integrates Digital In-Memory Computing (DIMC) SRAM with a modular dataflow inference engine. Learn how this 40nm architecture with DIMC-SRAM tiles performs in-memory binary computations to increase computational efficiency of binary layers, achieving up to 40x higher TOPS/W efficiency compared to traditional implementations. Discover how the ST Neural compilation toolchain automatically maps binary and mixed-precision Neural Networks on the NPU, with insights into its real-world application in Face Presence Detection, demonstrating 3ms latency and peak efficiency of 100 TOPS/W for binary in-memory computations. Presented by Danilo PAU, Technical Director, IEEE and ST Fellow at STMicroelectronics, this 12-minute talk delves into overcoming Von Neumann architecture limitations through novel computational memory designs for edge computing applications.
Overview
Syllabus
tinyML Summit 2023: Enhancing neural processing units with digital in-memory computing
Taught by
EDGE AI FOUNDATION
Related Courses
-
Benchmarking and Modeling of Analog and Digital SRAM In-Memory Computing Architectures
-
Empowering the Edge - Advancements in AI Hardware and In-Memory Computing Architectures for TinyML
-
Designing Efficient Neural Architectures and Scaling Strategies for Edge Computing
-
All-Digital Reconfigurable SRAM-Based Compute-in-Memory Macro for TinyML Devices
-
Twofold Sparsity: Joint Bit and Network-level Sparse Deep Neural Networks for Energy-efficient RRAM Computing
-
Programmable In-Memory Computing Accelerator with 100 SRAM IMC Macros
