Class Central is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

Stanford University

Instruction Execution on the Mill CPU

Stanford University via YouTube

Overview

This is one of the series of talks about the mill architecture. The Mill is a family of CPU designs. The Mill has a 10x single-thread power/performance gain over conventional out of order superscalar architectures. This talk will explain:

  • Review of the Belt, the replacement for general registers.
  • phasing, a 3x average speedup of dependent operations
  • ganging, when operations need more arguments
  • sidekick predicates, to speed up conditional branches
  • First Winner Rule, for N-way branching
  • cascaded calls, phasing across call/return

Syllabus

Introduction.
The Mill CPU.
Caution!.
We call it the Belt.
Temporal addressing.
Data-dependent operations.
Phases spread across cycles.
Phase assignment Operations are assigned to phases in typical dataflow order..
Phasing and decode.
Other phases - call phase.
Cascaded calls.
The impact of phasing.
Special operation formats.
Fused multiply-add (FMA).
Speculable condition codes.
The solution: ganging predicate tests.
Multi-way branches.
Summary #1: The Mill.

Taught by

Stanford Online

Reviews

Start your review of Instruction Execution on the Mill CPU

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.