Explore performance feature improvements in RISC-V Linux kernel in this 16-minute conference talk from the Linux Plumbers Conference. Delve into the current limitations of basic perf support with counter overflow and stat, and learn about the multiple perf-related ISA extensions being drafted to address these concerns. Examine existing challenges and new implementation issues for ISA extensions, including counter event mapping, event encoding, host and guest usage for perf, kernel blind spot profiling with SSE, and restricted user space access for cycle/instret. Gain insights into the speaker's objective of gathering early feedback from the community to determine the best path forward for RISC-V performance enhancements.
Overview
Syllabus
Perf feature improvements in RISCV - Atish Patra
Taught by
Linux Plumbers Conference
Related Courses
-
Performance on RISC-V: The Past, Present, and Future
-
Control Flow Integrity on RISC-V
-
Improving the Perf Event Subsystem After 15 Years
-
Tuning in-kernel Routines on RISC-V
-
Base Porting of Linux Kernel on RISC-V Architecture
-
RISC-V Patchwork CI: Setup, Builds, and Testing - Improving Developer Experience
