CORE-V CVA6: An Open-Source RISC-V Application Core - Features and Ecosystem Overview

Overview

Watch a 33-minute conference talk from EclipseCon 2022 where Jérôme Quévremont of Thales explores the CORE-V CVA6 project, which aims to transform the ARIANE RISC-V open-source application core from ETH Zürich and University of Bologna into an industrial-grade processor core. Learn about the core features, extension capabilities, performance metrics, and software ecosystem of this OpenHW Group initiative. Discover the adoption potential of the core and explore recent opportunities provided by the European Union and Member States to advance the RISC-V ecosystem.

Syllabus

OpenHW CORE-V CVA6, an open-source RISC-V application core supported by the EU

Taught by

Eclipse Foundation

Reviews

Start your review of CORE-V CVA6: An Open-Source RISC-V Application Core - Features and Ecosystem Overview

Taught by

Introduction to RISC-V

Building a RISC-V CPU Core

Computer Architecture with an Industrial RISC-V Core [RVfpga]

Building Linux-Capable SoCs with Intel Pathfinder for RISC-V and OpenHW CORE-V CVA6

Free and Open Source Hardware for RISC-V IoT Applications

Open Source to the Core: The CORE-V MCU

Never Stop Learning.