Explore cutting-edge techniques for safeguarding DRAM against hardware supply chain attacks through on-chip randomization in this informative 38-minute IEEE conference talk. Delve into the latest research on memory protection strategies, focusing on innovative methods to enhance the security of DRAM modules. Gain insights into the potential vulnerabilities in hardware supply chains and learn how on-chip randomization can effectively mitigate these risks. Discover the implementation challenges, performance implications, and future directions of this promising approach to securing critical memory components in modern computing systems.
On-Chip Randomization for Memory Protection Against Hardware Supply Chain Attacks to DRAM
Overview
Syllabus
On-Chip Randomization for Memory Protection Against Hardware Supply Chain Attacks to DRAM
Taught by
IEEE Symposium on Security and Privacy
Tags
Related Courses
-
SoK - Taxonomy of Attacks on Open-Source Software Supply Chains
-
PROTRR - Principled yet Optimal In-DRAM Target Row Refresh
-
Malice in Chains - Supply Chain Attacks Using Machine Learning Models
-
Exploiting Correcting Codes on the Effectiveness of ECC Memory Against Rowhammer Attacks
-
Practical Timing Side-Channel Attacks on Memory Compression
-
Silicon - Security's New Layer
