Limited-Time Offer: Up to 75% Off Coursera Plus!
7000+ certificate courses from Google, Microsoft, IBM, and many more.
This course aims to help learners understand the CPU cache, its anatomy, and its role in hardware and software design. By discussing CPU registers, cache levels, data bus, instruction pipeline, and more, participants will grasp the concept of instruction re-ordering. The course covers the "As-If" rule in the C++ Standard, C++11 memory model, atomics, memory fences, and threading libraries. The teaching method involves a "First Principles" approach, making it introductory and suitable for C and C++ programmers looking to enhance their knowledge of CPU cache issues and terminology.
