Explore microarchitectural attacks on hardware RISC-V CPUs in this 14-minute IEEE conference talk. Delve into the research conducted by experts from CISPA Helmholtz Center for Information Security, including Lukas Gerlach, Daniel Weber, Ruiyi Zhang, and Michael Schwarz. Gain insights into the security risks associated with RISC-V architecture and understand the potential vulnerabilities that can be exploited through microarchitectural attacks. Learn about the implications of these findings for the future of RISC-V CPU design and cybersecurity measures.
A Security RISC - Microarchitectural Attacks on Hardware RISC-V CPUs
Overview
Syllabus
A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs
Taught by
IEEE Symposium on Security and Privacy
Tags
Related Courses
-
A Security RISC? The State of Microarchitectural Attacks on RISC-V
-
Grand Pwning Unit - Accelerating Microarchitectural Attacks with the GPU
-
Page Cache Attacks - Microarchitectural Attacks on Flawless Hardware
-
Linux on RISC-V with Open Hardware
-
Hijacking Transient Execution through Microarchitectural Load Value Injection
-
Practical Timing Side-Channel Attacks on Memory Compression
