Explore the concept of approximate adders in this 14-minute lecture from NPTEL-NOC IITM. Delve into two specific approximate adder designs: OLOCA and HOAANED, and learn how they are utilized to create approximate multipliers using array multiplier architecture. Examine the error distribution characteristics and hardware metrics associated with these approximate multipliers. Gain insights into the practical applications of this technology, particularly in edge detection, as referenced in the paper by Yashaswi Mannepalli, Viraj Bharadwaj Korede, and Madhav Rao, presented at the 2021 Great Lakes Symposium on VLSI.
Overview
Syllabus
12.10 - Approximate Adder
Taught by
NPTEL-NOC IITM