Class Central is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

YouTube

Static Timing Analysis for CMOS Latch and Flipflop Designs - Lecture 11.1

NPTEL-NOC IITM via YouTube

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore static timing analysis for CMOS latch and flipflop designs in this 32-minute lecture. Delve into the characterization of setup and hold times for these crucial components. Learn how to establish maximum delay constraints for combinational subsystem blocks positioned between two flipflops. Gain valuable insights into hold time, setup time, and static timing analysis techniques essential for efficient digital circuit design.

Syllabus

11.1 - Static Timing Analysis

Taught by

NPTEL-NOC IITM

Reviews

Start your review of Static Timing Analysis for CMOS Latch and Flipflop Designs - Lecture 11.1

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.