Deductive Verification of Parameterized Embedded Systems Modeled in SystemC

Deductive Verification of Parameterized Embedded Systems Modeled in SystemC

ACM SIGPLAN via YouTube Direct link

[VMCAI'24] Deductive Verification of Parameterized Embedded Systems modeled in SystemC

1 of 1

1 of 1

[VMCAI'24] Deductive Verification of Parameterized Embedded Systems modeled in SystemC

Class Central Classrooms beta

YouTube videos curated by Class Central.

Classroom Contents

Deductive Verification of Parameterized Embedded Systems Modeled in SystemC

Automatically move to the next video in the Classroom when playback concludes

  1. 1 [VMCAI'24] Deductive Verification of Parameterized Embedded Systems modeled in SystemC

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.