Completed
Monolithic Die Design To Silicon Stacking Implementation
Class Central Classrooms beta
YouTube videos curated by Class Central.
Classroom Contents
The Challenges of Scaling Beyond Moore's Law - From Monolithic Dies to 3D Heterogeneous Integration
Automatically move to the next video in the Classroom when playback concludes
- 1 Intro
- 2 Outline
- 3 Simply Following Moore's Law Alone is No Longer the Best Technical and Economical Path Forward
- 4 SIP/MCM vs. Heterogeneously Integrated Chiplet-Based Architectures The transition from system on a chip (SoC) to system in a package (SIP)
- 5 Heterogenous Integration Leverages Multiple Packaging Technologies
- 6 The Needs of IC and Systems Designers are Converging
- 7 Silicon Stacking The Next IC Packaging Paradigm Change is Here...
- 8 3D Packaging Versus Silicon Stacking (3DHI)
- 9 Multi-Chiplet 3D Flow Challenges
- 10 Top-Level Design Aggregation and Optimization
- 11 Standards and Co-Design Support
- 12 Monolithic Die Design To Silicon Stacking Implementation
- 13 Conclusion
