CaSE- Cache-Assisted Secure Execution on ARM Processors

CaSE- Cache-Assisted Secure Execution on ARM Processors

IEEE Symposium on Security and Privacy via YouTube Direct link

Controlling the Cache Cache Locking is available through L2 cache lockdown CP15 coprocessor

6 of 12

6 of 12

Controlling the Cache Cache Locking is available through L2 cache lockdown CP15 coprocessor

Class Central Classrooms beta

YouTube playlists curated by Class Central.

Classroom Contents

CaSE- Cache-Assisted Secure Execution on ARM Processors

Automatically move to the next video in the Classroom when playback concludes

  1. 1 Intro
  2. 2 Talk Outline Motivation and Background - Why this work? Threat Model - What are we defending against ? Case: Cache Assisted Secure Execution - How does it work?
  3. 3 ARM TrustZone - Trusted Execution Environment (TEE) System Wide Protection
  4. 4 Hardware Attacks - Cold Boot Attack
  5. 5 Previous Works on Coldboot Defense
  6. 6 Controlling the Cache Cache Locking is available through L2 cache lockdown CP15 coprocessor
  7. 7 SOC-Bound Execution - Cache Locking
  8. 8 Self Modifying Program
  9. 9 Feasibility of using Cache as Memory
  10. 10 Performance Impact to the Application
  11. 11 Performance Impact to the System
  12. 12 Conclusion A secure cache-assisted Soc-bound execution framework Provide confidentiality and integrity to sensitive code and data of applications

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.